



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/626,467

07/24/2003

Anthony L. Priborsky

STL11301

1329

27365

7590

09/21/2009

SEAGATE TECHNOLOGY LLC
C/O WESTMAN, CHAMPLIN & KELLY, P.A.
SUITE 1400
900 SECOND AVENUE SOUTH
MINNEAPOLIS, MN 55402-3244

EXAMINER

PHAN, MAN U

ART UNIT

PAPER NUMBER

2419

MAIL DATE

DELIVERY MODE

09/21/2009

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Advisory Action

1. The affidavit, exhibit or request for reconsideration has been considered but does not place the application in condition for allowance because:

Applicant's arguments are not persuasive. It's the examiner's position that the reference is applied herein for the teaching of the novel methods and system for controlling a PHY layer of user data transmitted between first and second ends of a serial bus. As discussed in the previous office action, Ghaffari (US#6,829,663) does in fact teach in Fig. 2 a link layer (132) and the phy (136) in which the link layer 132 performs primitive coding functions (*layer 132 is provided with a primitive decoder 212 and a primitive encoder 216*), and a link control state machine 232 is provided for controlling the operation of the link layer 132. Furthermore, Fig. 4 is a flow chart illustrating the steps taken in connection with the flow of data through an adapter, in which at step 408, primitives received are decoded using the primitive decoder 312 (*control primitive data*); at step 412, the data is placed on the link transport data bus (i.e. the parallel data channel 140b interconnecting the link layer and the transport layer). Data is then presented to the transport (step 416). The transport then provides the data to the host interface 124, with data buffering if necessary (step 420). In the same field of endeavor, Lo (US#2004/0010625) teaches in FIG. 3 is a block diagram of the interface device used for the synchronous transfer of data over serial ATA, in which the link layer portion 34 generates some primitives indicating the state of the layer portion 34 by link state machine. The status monitor 361 continues to detect the status of the link layer portion 34. The fix pattern generator 362 generates primitive formats responding to the status of the link layer portion 34 detected by the status monitor 361, such as

Art Unit: 2419

XRDY and RRDY. The physical layer controller 363 directly returns the primitive formats to the device 30 without receiving the primitive formats to the link layer portion ([0022]-[0023]).

Furthermore, Lo provides a method for the synchronous transfer of data from a data source to a receiving device. The receiving device comprises a link layer portion having a predetermined status to receive the data and a physical layer portion with a different operating frequency (*frequency rolloff*). First, the predetermined status of the link layer portion is detected. Then, the physical layer portion generates the patterns responding to the detected predetermined status of the link layer portion. Finally, the physical layer portion returns the patterns to the data source to indicate that the receiving device is ready to receive data ([0014]). It's also noted that the use of the Control circuit for controlling the adjustable impedance such that the rolloff frequency of the rolloff frequency characteristic which is controlled to be substantially equal to the fundamental frequency of the input signal are well known in the art of communications.

The Applicant argues that the Examiner has not provided sufficient motivation to combine or modify the cited references. The Examiner notes that evidence of a suggestion, teaching, or motivation to combine prior art references may flow, inter alia, from the references themselves, the knowledge of one of ordinary skill in the art, or from the nature of the problem to be solved. See *In re Dembiczak*, 175 F.3d 994, 1000, 50 USPQ2d 1614, 1617 (Fed. Cir. 1999).

The Examiner maintains that the references cited and applied in the last office actions for the rejection of the claims 1-4, 7-13, 16-20, 23-25 are maintained in this office action. The final rejection mailed on April 24, 2009 is therefore maintained.

Application/Control Number: 10/626,467

Page 4

Art Unit: 2419

Mphan.

09/15/2009

/Man Phan/

Primary Examiner, Art Unit 2419